ACIL FM
Dark
Refresh
Current DIR:
/usr/src/kernels/5.14.0-611.27.1.el9_7.x86_64/include/linux/phy
/
usr
src
kernels
5.14.0-611.27.1.el9_7.x86_64
include
linux
phy
Upload
Zip Selected
Delete Selected
Pilih semua
Nama
Ukuran
Permission
Aksi
tegra
-
chmod
Open
Rename
Delete
omap_control_phy.h
2.4 MB
chmod
View
DL
Edit
Rename
Delete
omap_usb.h
679 B
chmod
View
DL
Edit
Rename
Delete
pcie.h
243 B
chmod
View
DL
Edit
Rename
Delete
phy-dp.h
1.85 MB
chmod
View
DL
Edit
Rename
Delete
phy-lvds.h
945 B
chmod
View
DL
Edit
Rename
Delete
phy-mipi-dphy.h
6.23 MB
chmod
View
DL
Edit
Rename
Delete
phy-sun4i-usb.h
429 B
chmod
View
DL
Edit
Rename
Delete
phy.h
13.72 MB
chmod
View
DL
Edit
Rename
Delete
ulpi_phy.h
783 B
chmod
View
DL
Edit
Rename
Delete
Edit file: /usr/src/kernels/5.14.0-611.27.1.el9_7.x86_64/include/linux/phy/phy-lvds.h
/* SPDX-License-Identifier: GPL-2.0 */ /* * Copyright 2020,2022 NXP */ #ifndef __PHY_LVDS_H_ #define __PHY_LVDS_H_ /** * struct phy_configure_opts_lvds - LVDS configuration set * @bits_per_lane_and_dclk_cycle: Number of bits per lane per differential * clock cycle. * @differential_clk_rate: Clock rate, in Hertz, of the LVDS * differential clock. * @lanes: Number of active, consecutive, * data lanes, starting from lane 0, * used for the transmissions. * @is_slave: Boolean, true if the phy is a slave * which works together with a master * phy to support dual link transmission, * otherwise a regular phy or a master phy. * * This structure is used to represent the configuration state of a LVDS phy. */ struct phy_configure_opts_lvds { unsigned int bits_per_lane_and_dclk_cycle; unsigned long differential_clk_rate; unsigned int lanes; bool is_slave; }; #endif /* __PHY_LVDS_H_ */
Simpan
Batal
Isi Zip:
Unzip
Create
Buat Folder
Buat File
Terminal / Execute
Run
Chmod Bulk
All File
All Folder
All File dan Folder
Apply